LATEST

Thursday, April 23, 2020

COMPUTER SYSTEM ARCHITECTURE MCQS PART 49

COMPUTER SYSTEM ARCHITECTURE MCQS PART 49

1. The ______stack can be 4-word memory addressed by 2 bits from an up/down counter known as the stack pointer:
a. FIFO           
b. PIPO                 
c. SISO               
d. LIFO
Answer D

2. getchar :: IO char in this given function what is indicated by IO char:
a. when getchar is invoked it returns a character
b. when getchar is executed it returns a character
c. both a & b                 
d. none of these
Answer A

3. If we define putchar function in putchar :: char -> IO ( ) syntax than character input as an argument and returns_____:
a. Useful value  
b. Get output  
c. Get no output
d. None of these
Answer C

4. The front panel display provides lights as green LED represent _____ and red LED represent _____for device programmer who writes
input/output basic:
a. Busy and Error
b. Error and Busy
c. Busy and Busy
d. Error and Error
Answer A

5. The input data for processing uses the standard input device which by default is a ________:
a. Mouse          
b. Scanner         
c. Keyboard          
d. Monitor
Answer C

6. The processed data is sent for output to standard ________device which by default is computer screen:
a. Input        
b. Output          
c. Both a & b         
d. None of these
ANSWER B

7. Each instruction is executed by set of micro operations termed as:
a. Micro instructions 
b. Mini instructions
c. Both a & b
d. None of these
ANSWER A

8. For each micro operation the control unit generates set of______ signals:
a. Control           
b. Address         
c. Data                  
d. None of these
ANSWER A

9. Sequence of microinstructions is termed as micro program or________:
a. Hardware         
b. Software           
c. Firmware              
d. None of these
ANSWER C
10. The micro program is an ________written in microcode and stored in
firmware which is also referred as___________:
a. Interpreter and control memory 
b. Translator and control store
c. Translator and control memory          
d. Interpreter and Translator
ANSWER A

No comments:

Post a Comment