LATEST

Thursday, April 23, 2020

COMPUTER SYSTEM ARCHITECTURE MCQS PART 34

COMPUTER SYSTEM ARCHITECTURE MCQS PART 34

1. Which instruction are used in multithreaded parallel processor architecture:
a. Memory reference instruction  
b. Memory reference format
c. Both           
d. None of these
Answer A

2. Which instruction are arranged as per theprotocols of memory reference format of the input file in a simple ASCII sequence of integers between the range 0 to 99 separated by spaces without
formatted text and symbols:
a. Memory reference instruction     
b. Memory reference format
c. Both               
d. None of these
Answer A

3. ____________ is an external hardware event     which causes the CPU to interrupt the current
instruction sequence:
a. Input interrupt      
b. Output interrupt    
c. Both    
d. None of these
Answer C

4. ISR stand for:
a. Interrupt save routine      
b. Interrupt service routine    
c. Input stages routine        
d. All of these
Answer B

5. Which interrupt services save all the register and flags:
a. Save interrupt  
b. Input/output interrupt
c. Service interrupt
d. All of these
Answer B

6. IRET stand for:
a. Interrupt enter 
b. Interrupt return
c. Interrupt delete
d. None of these
Answer B

7. Which are benefit of input/output interrupt:
a. It is an external analogy to exceptions
b. The processor initiates and perform all I/O  operation
c. The data is transferred into the memory  through interrupt handler
d. All of these
Answer D

8. Which are the not causes of the interrupt:
a. In any single device     
b. In processor poll devices
c. It is an external analogy to exception       
d. None of these
Answer C

9. Which are the causes of the interrupt:
a. In any single device         
b. In processor poll devices
c. In a device whose ID number is stored on the address bus
d. All of these
Answer D
10. Which are the functioning of I/O interrupt:
a. The processor organizes all the I/O operation for smooth functioning
b. After completing the I/O operation the device interrupt the processor
c. Both    
d. None of these
Answer B

No comments:

Post a Comment